ICS8430S07AKILF【PDF 5/26 页】IC CLK GENERATOR PLL 32VFQFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录1997

1页 2页 3页 4页 [5页]6页 7页 8页 9页

ICS8430S07AKI REVISION A SEPTEMBER 3, 2009

2009 Integrated Device Technology, Inc.

ICS8430S07I Data Sheet

CLOCK GENERATOR FOR CAVIUM PROCESSORS

Power Supply Filtering Technique

As in any high speed analog circuitry, the power supply pins are

vulnerable to random noise. To achieve optimum jitter perform ance,

power supply isolation is required. The ICS8430S07I provides

separate power supplies to isolate any high switching noise from the

outputs to the internal PLL. VDD, VDDA and VDDO_X should be

individually connected to the power supply plane through vias, and

0.01F bypass capacitors should be used for each pin. Figure 2

illustrates this for a generic VDD pin and also shows that VDDA

requires that an additional 10

resistor along with a 10F bypass

capacitor be connected to the VDDA pin.

Figure 2. Power Supply Filtering

Recommendations for Unused Input and Output Pins

Inputs:

CLK/nCLK Inputs

For applications not requiring the use of the differential input, both

CLK and nCLK can be left floating. Though not required, but for

additional protection, a 1k

resistor can be tied from CLK to ground.

Crystal Inputs

For applications not requiring the use of the crystal oscillator input,

both XTAL_IN and XTAL_OUT can be left floating. Though not

required, but for additional protection, a 1k

resistor can be tied from

XTAL_IN to ground.

LVCMOS Control Pins

All control pins have internal pulldowns; additional resistance is not

required but can be added for additional protection. A 1k

resistor

can be used.

Outputs:

LVPECL Outputs

The unused LVPECL output can be left floating. We recommend that

there is no trace attached. Both sides of the differential output pair

should either be left floating or terminated.

LVCMOS Outputs

All unused LVCMOS output can be left floating. There should be no

trace attached.

VDD

VDDA

3.3V

10F

.01F

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

我的联系方式

相关代理商/技术参数

ICS8430S07AKILFT 功能描述:IC CLK GENERATOR PLL 32VFQFN RoHS:是类别:集成电路 (IC) >> 时钟/计时 - 专用系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装封装/外壳:28-SSOP（0.209"，5.30mm 宽）供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT

ICS8430S07I 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Clock Generator for Cavium Processors

ICS8430S10AYILF 功能描述:IC CLK GENERATOR PLL 48TQFP RoHS:是类别:集成电路 (IC) >> 时钟/计时 - 专用系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装封装/外壳:28-SSOP（0.209"，5.30mm 宽）供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT

ICS8430S10AYILFT 功能描述:IC CLK GENERATOR PLL 48TQFP RoHS:是类别:集成电路 (IC) >> 时钟/计时 - 专用系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装封装/外壳:28-SSOP（0.209"，5.30mm 宽）供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT

ICS8430S10BYI-02LF 功能描述:IC CLK GENERATOR PLL 48TQFP RoHS:是类别:集成电路 (IC) >> 时钟/计时 - 专用系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装封装/外壳:28-SSOP（0.209"，5.30mm 宽）供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT

ICS8430S10BYI-02LFT 功能描述:IC CLK GENERATOR PLL 48TQFP RoHS:是类别:集成电路 (IC) >> 时钟/计时 - 专用系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装封装/外壳:28-SSOP（0.209"，5.30mm 宽）供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT

ICS8430S10I-03 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Clock Generator for Cavium Processors

ICS8431-01 制造商:ICS 制造商全称:ICS 功能描述:200MHZ, LOW JITTER, LVPECL FREQUENCY SYNTHESIZER

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式